Talk About Network

Google


Register and Login
Nick
Password
Register create new account Sign up is FREE and you can post replies, new topics, bookmark posts and more!
Recover lost password


Computer Aided Design - CAD > Logic synthesis > Re: help me
Latest [ Topics | Posts ] Archive Post A New Topic Post a Reply
<< Topic < Post Post 3 of 3 Topic 332 of 431
Post > Topic >>

Re: help me

by "sspreddy@[EMAIL PROTECTED] " <sspreddy@[EMAIL PROTECTED] > Jul 20, 2006 at 09:15 AM

1. By using  Synchronizers u can achieve that.( Synchronizer(2or 3
level is back to back DFFs)
2. If you use if ..else it will give priority encoder style will be
inferred.
where as if you use case statement. balanced logic mux will be
inferred. (CASE statement is the preferred style)
3. Latches will be inferred if you dont use default in case statement.
( Latch remembers the previous clk period value)

salu wrote:
> How to synchronise 10Mhz clk with 200MHz?
> can anyone give ans please
> and what will happen if i create mux using if else stament then case
> synthesis isuue
> 2> if default will not use in case stament waht will happen
 




 3 Posts in Topic:
help me
"salu" <kara  2006-07-11 06:36:09 
Re: help me
"michaelst@[EMAIL PR  2006-07-12 00:32:01 
Re: help me
"sspreddy@[EMAIL PRO  2006-07-20 09:15:15 

Post A Reply:
  Go here to Signup

AddThis Feed Button


About - Advertising - Contact - Frequently Asked Questions - Privacy Policy - Terms of Use - Signup

Contact
tan12V112 Mon Dec 1 10:25:28 CST 2008.