Talk About Network

Google


Register and Login
Nick
Password
Register create new account Sign up is FREE and you can post replies, new topics, bookmark posts and more!
Recover lost password


Computer Aided Design - CAD > Logic synthesis > Archive > 2006-06-14
Latest [ Topics | Posts ] Archive Post A New Topic

Archive of 2006-06-14< Previous DayDay 263 of 353Next Day >
Topic TitleTopic StarterPostsTime
Too big load in netlist after DC synthesis "gongguowang@[E...3 06:51:12
Unsupported verilog construct with synopsys DC? "Fazela" &...2 15:30:42
Archive of 2006-06-14< Previous DayDay 263 of 353Next Day >

AddThis Feed Button


About - Advertising - Contact - Frequently Asked Questions - Privacy Policy - Terms of Use - Signup
Contact
tan12V112 Mon Dec 1 9:10:56 CST 2008.