Logic synthesis

Latest 100 Topics:

Topic Title	Topic Starter	Posts	Date
www.e-bayshoe.com wholesale jordan air max 90 95 l...	ebayshoe1@[email pro...	1	May 13, 2008 08:23 AM
FAST EASY MONEY	"jburgess"...	1	May 8, 2008 03:35 PM
Breaking News ... Accellera Verification Working G...	hairytheasicguy@[ema...	6	Apr 25, 2008 10:35 AM
2nd CFP - The 1st International Workshop on Bit-Pr...	"bit.precise.re...	1	Apr 6, 2008 10:21 PM
forte escape mp3 joseph forte basketball forte dan...	fakepbell@[email pro...	1	Mar 27, 2008 05:44 AM
gail mckenna topless pics jacqueline bisset toples...	elder0pics@[email pr...	1	Mar 24, 2008 07:23 AM
FPGA/CPLD group on LinkedIn	wmwmurray@[email pro...	1	Mar 7, 2008 02:26 AM
2nd CFP: DATICS 2008 - Design, Analysis and Tools ...	datics2008 <ss.da...	1	Mar 5, 2008 04:10 PM
Think Silicon announces IP Partnership programme	iakovos stamoulis &l...	1	Feb 28, 2008 02:50 PM
CFP: DTVCS 2008 - Design, Testing and Formal Verif...	"dtvcs2008"...	1	Feb 15, 2008 04:07 PM
Persia Asynchronous Synthesis Tool	"mehrdad.najibi...	1	Feb 5, 2008 07:10 AM
writing dc_shell output	mmb9305 <michelle...	1	Jan 29, 2008 08:36 AM
CFP: DATICS 2008 - Design, Analysis and Tools for ...	ss.datics@[email pro...	1	Jan 23, 2008 02:10 PM
Scholarships for PhD study in Informatics@Edinburg...	don sannella <d.t...	1	Dec 31, 2007 03:20 PM
[Chip-Level synthesis] I/O synthesis constraints	dmitry.leyzerovich@[...	1	Dec 18, 2007 10:03 PM
Registrations open for VLSI Conference 2008 in Hyd...	gdbansal@[email prot...	1	Nov 22, 2007 07:38 PM
engineering software special offer	"cad engineerin...	1	Nov 8, 2007 01:36 PM
TSMC 90nm library spice deck	koustav <koustav7...	2	Nov 5, 2007 08:34 AM
Final call for papers - ISQED08	"svti" <...	1	Oct 28, 2007 11:25 AM
Think Silicon introduces IPGenius: The first on-li...	iakovos stamoulis &l...	1	Oct 19, 2007 12:34 PM
IEEE ISQED08 FINAL CALL FOR PAPERS	"svti" <...	1	Oct 16, 2007 10:26 AM
Gate level tool for Soft error rate estimate	koustav <koustav7...	1	Sep 18, 2007 09:24 AM
[ANNOUNCE] YARDstick - custom processor developmen...	uncle noah <nkavv...	13	Sep 17, 2007 05:35 AM
ISQED08 Call for Papers	"isqed" &l...	1	Sep 9, 2007 02:25 PM
ISQED08 Call for Papers	"isqed" &l...	1	Sep 9, 2007 02:24 PM
CfP: EvoHOT 2008	"squillero@[ema...	1	Sep 5, 2007 01:38 AM
Question on .slib file extension	sb <smartbadge@[e...	3	Sep 4, 2007 10:40 AM
RTL Synthesis & SDF file	"asic1234@[emai...	2	Aug 29, 2007 09:01 PM
.plib library format description	ss <sriram.sambam...	1	Aug 26, 2007 12:38 AM
plib format	ss <sriram.sambam...	2	Aug 26, 2007 12:34 AM
Gana Dinero Suuuuper Rápido "Earn Money Very ...	"rutmy" &l...	1	Aug 17, 2007 01:46 PM
Exciting openings for Standard Cell libraries/Memo...	nitin gupta <niti...	1	Aug 6, 2007 07:53 AM
Re: Automatic Schematic Generation (System Graph) ...	krw <krw@[email p...	1	Jul 23, 2007 09:06 AM
Spare cell insertion	verictor <stehuan...	1	Jul 20, 2007 03:12 PM
SynaptiCAD AllProducts, Synopsys, new programs,	ola7 <springsingr...	2	Jul 19, 2007 01:07 AM
A useful CPF (Common Power Format) website	grgburdell@[email pr...	2	Jul 11, 2007 09:19 AM
World-Premiere of EMPIRE 2D	"empire2d"...	1	Jun 23, 2007 11:26 AM
VHDL and Verilog - 15 x Contract Engineers Require...	specialist verilog e...	1	Jun 27, 2007 06:35 AM
PrimePower	koustav <koustav7...	5	Jun 17, 2007 02:15 PM
gate sizing and interconnect delay	"mahalingamv@[e...	3	Jun 5, 2007 08:22 PM
Mind Control and Directed Energy Weapons	soleilmavis <sole...	1	May 15, 2007 05:23 PM
How to design and synthesize an abitration cicuit ...	quang anh <nvqanh...	1	Apr 27, 2007 07:06 AM
ANN: Tyd-IP Code Generator V3.1 released	"mike" <...	1	Apr 19, 2007 09:47 AM
Scripting best practicies	"cafm" <...	1	Apr 16, 2007 10:39 AM
EDP 2007 (Power and DFM Focus) -- Early Registrati...	b_kapoor@[email prot...	1	Mar 30, 2007 08:19 AM
GUI for SIS	michele russo <ru...	1	Mar 16, 2007 07:50 PM
Nice VLSI Site	pro.vlsi@[email prot...	1	Mar 12, 2007 08:35 AM
VO-4 warnings when wrapping modules	"verictor"...	1	Mar 6, 2007 04:27 PM
A very good website for VLSI chip Designers	"chipdesignart&...	1	Mar 5, 2007 11:38 PM
.db to .lib synopsys	vishalps@[email prot...	1	Mar 5, 2007 09:31 AM
=?windows-1256?B?KCgg1dzc3Nzm0SApKSAgxe3Rx+TtIO3d2...	"=?windows-1256...	1	Mar 5, 2007 03:51 AM
[DC] Determine parameter in set_input_delay?	"davy" <...	2	Feb 26, 2007 12:32 AM
a problem when using dc_shell-t>report_lib	"hurricane"...	2	Feb 21, 2007 08:47 AM
netlist viewer?	"tony t" &...	1	Feb 17, 2007 05:31 PM
netlist viewer?	"tony t" &...	1	Feb 17, 2007 05:30 PM
Ways to check a netlist...	"stefimkert&quo...	1	Feb 13, 2007 10:49 PM
"assign" warnings after synthesis	"verictor"...	1	Feb 12, 2007 04:04 PM
Top-bottom Synthesis methodology Paper from SNUG?	"davy" <...	1	Feb 5, 2007 01:38 AM
OPT314: disabling timing arc between pins	"verictor"...	1	Feb 1, 2007 12:38 PM
Datapath design problem?	"shenli" &...	2	Jan 25, 2007 10:37 PM
Autochar by Robert Yu is available with me	"kr" <k...	1	Jan 24, 2007 09:36 AM
CFP: CEC2007 Special session on: Evolutionary Comp...	squillero@[email pro...	1	Jan 24, 2007 01:12 AM
Constraining Multiple clock design	umrtech@[email prote...	1	Jan 15, 2007 10:13 PM
Use Multi-cycle Path or Pipeline?	"davy" <...	6	Jan 7, 2007 06:08 PM
DC timing violation, what to do first?	"davy" <...	10	Jan 3, 2007 11:51 PM
help me	"salu" <...	1	Dec 30, 2006 11:15 PM
Find wires optimized away by synthesis in netlist	nandigits@[email pro...	1	Dec 28, 2006 11:58 AM
Studentships for PhD study in Informatics@Edinburg...	don sannella <d.t...	1	Dec 22, 2006 03:47 PM
Query :Regarding Synthesis Report	"kartheic anan...	1	Dec 8, 2006 11:41 AM
=?iso-8859-15?Q?=D5=DB=BF=DB?=	feda@[email protecte...	1	Nov 24, 2006 07:54 AM
Graph Data structure to storing components in spic...	"jonay aloat&qu...	1	Nov 23, 2006 06:13 PM
Should I use an external synthesis tool?	"avishay" ...	2	Nov 6, 2006 08:15 AM
error help	"highbluff"...	3	Nov 5, 2006 06:33 PM
CFP: EvoHOT 2007	squillero@[email pro...	1	Sep 28, 2006 10:49 AM
FREE ARTICLES PUBLISHING SERVICE	"smart" &l...	1	Sep 24, 2006 09:14 AM
Artisan Cell Libraries in Synopsys Design Flow	"tim" <...	1	Sep 19, 2006 11:30 PM
generated clocks	"vic marks"...	3	Sep 2, 2006 07:28 PM
Encounter RTL libraries	"michael_skoufi...	1	Aug 29, 2006 12:05 PM
Calculate Delay from .Lib file	"ali arabi"...	2	Aug 28, 2006 04:46 PM
Call for Papers - IEEE ISQED07	"isqed" &l...	1	Aug 16, 2006 10:38 PM
Re: Add money to your Paypal account with OPRAH V'...	"jogi" <...	1	Aug 16, 2006 02:39 AM
Reflections on good and evil	booktwo@[email prote...	1	Jul 28, 2006 07:57 AM
Single bit wires instead of [0:0] busses?	"stefimkert&quo...	2	Jul 24, 2006 01:07 AM
where to find 130 nm 90 nm technology files	"mahalingamv@[e...	1	Jul 15, 2006 02:49 PM
help me	"salu" <...	3	Jul 11, 2006 06:36 AM
synthesis help me	"salu" <...	1	Jul 11, 2006 03:04 AM
create_generated_clock (syntax, do I need it?)	rafeng@[email protec...	2	Jul 8, 2006 12:32 PM
Design Compiler: Output mux for testing fails timi...	rafeng@[email protec...	5	Jul 8, 2006 12:13 PM
Extract Logic Cone by GOF	nandigits@[email pro...	1	Jul 8, 2006 09:49 AM
2006/June/19 new CAD programs	"t.e.l." &...	1	Jun 19, 2006 10:26 PM
Synopsys Tetramax	"fazela" &...	2	Jun 19, 2006 01:11 PM
[synopsys] struggling	"stefimke"...	4	Jun 19, 2006 04:24 AM
autochar ?	mk <kal*@[email p...	1	Jun 18, 2006 02:25 AM
Unsupported verilog construct with synopsys DC?	"fazela" &...	2	Jun 14, 2006 03:30 PM
Too big load in netlist after DC synthesis	"gongguowang@[e...	3	Jun 14, 2006 06:51 AM
FPGA Glossary from Web Services free	"smart" &l...	1	Jun 8, 2006 05:51 AM
Math Solving, and Statistics Programs	loa210@[email protec...	1	May 31, 2006 10:19 AM
EDA, PCB, programs,	loa210@[email protec...	1	May 31, 2006 10:07 AM
Mentor Graphics programs 2006 -	loa210@[email protec...	1	May 31, 2006 10:06 AM
Tornado, VxWorks, Wind River, ARM, ArmCAD, Nationa...	loa210@[email protec...	1	May 31, 2006 10:05 AM