Talk About Network

Google


Register and Login
Nick
Password
Register create new account Sign up is FREE and you can post replies, new topics, bookmark posts and more!
Recover lost password


Computer Aided Design - CAD > Cadence > time gated pwl
Latest [ Topics | Posts ] Archive Post A New Topic Post a Reply
<< Topic < Post Post 1 of 2 Topic 3998 of 4109
Post > Topic >>

time gated pwl

by barry.daly@[EMAIL PROTECTED] May 12, 2008 at 08:34 AM

Hi All,
I'm using spectre (mmsim-6.2) to simulate a PLL.
I have a customer supplied PWL noise file which starts at say 10us.
The noise file is to be used to excite the power supply of a PLL. I
would like to make the start of the noise to be dependent on a PLL
locked signal instead of waiting 10us before exciting the supply since
across corners, the PLL may lock much faster than that. I have thought
of using a network of ideal switch elements to switch in the noise,
but that would require the noise stimulus to be active all the
time(although disconnected) which will slow down the sim quite a lot.
A verilog-a gated pwl source would be ideal, but I haven't been able
to come up with one.

Does anyone have any ideas?

Thanks,
Barry
 




 2 Posts in Topic:
time gated pwl
barry.daly@[EMAIL PROTECT  2008-05-12 08:34:05 
Re: time gated pwl
Riad KACED <riad.kaced  2008-05-15 15:41:15 

Post A Reply:
  Go here to Signup

AddThis Feed Button


About - Advertising - Contact - Frequently Asked Questions - Privacy Policy - Terms of Use - Signup

Contact
tan12V112 Sat Jul 5 18:15:00 CDT 2008.