Hi There,
SpectreS is obsolete and is there for compatibility with old stuff
only, don't use it unless in this case.
Well, Spectre is a Direct Simulation based whereas SpectreS is Socket
Simulation based. I think spectre was spectreD at the very first but
not sure ... (The suffux D stands for direct adn S for Socket, same as
for Hspice, Eldo). The direct simulation has been introduced by
Cadence in 4.4.3 release.
There are fundamental differences between them, the best for you is to
give a look at the following doc in your Cadence stream :
Virtuoso=AE Analog Design Environment User Guide : $CDSHOME/doc/
anasimhelp/anasimhelp.pdf
These are bits of comments from this doc :
For the 4.4.3 and later releases, direct simulation is preferred over
socket simulation.
Cadences development is focused on direct simulation. Socket
simulation is given minimal
development. This means that only a limited number of enhancements are
made to these
products, and only im****tant bugs are fixed. Inherited connections,
for example, is available
for both spectre and spectreS. Direct simulation is available in the
4.4.3 release for spectre,
and, of course, spectreVerilog.
Note: An im****tant difference between direct and socket simulation is
that in case of socket
netlisting (with simulators such as spectreS, hspiceS and cdsSpice),
AEL keywords and
constants such as boltzman, charge, degPerRad, epp0, pi, sqrt2, twoPi
and so on
are evaluated and passed to the final netlist via Cadence SPICE. In
case of direct netlisting
(with simulators such as spectre, hspiceD and UltraSim), these
keywords are treated as
design variables and the netlister expects values for these variables
to be defined during
netlisting.
Im****tant Benefits of Direct Simulation =3D> Continue reading the
doc ...
=2E....
Im****tant Use-Model Differences between spectreS and spectre =3D>
Continue reading the doc again ;-) ...
Hope it helps !
Riad.
|
