Talk About Network



Register and Login
Nick
Password
Register create new account Sign up is FREE and you can post replies, new topics, bookmark posts and more!
Recover lost password


Computer Aided Design - CAD > Cadence > Tie logic value...
Latest [ Topics | Posts ] Archive Post A New Topic Post a Reply
<< Topic < Post Post 1 of 2 Topic 3943 of 4109
Post > Topic >>

Tie logic values to vdd/gnd within Encounter

by Andreas <cad_group.20.hinz@[EMAIL PROTECTED] > Apr 2, 2008 at 05:13 PM

Hi,

I'm using Encounter for Place & Route of a synthesized verilog netlist.
The problem is that the synthesis tool (BuildGates) created assignments 
such as:

module m(dout);
  ouput [0:15] dout;

  assign dout[15] = 1'b0;		// <--- problem

(...)

But Encounter doesn't connect the net dout[15] which has the fixed value 
1'b0 to the vdd net, although I used the following commands within
Encouter:

  globalNetConnect vdd -type tiehi -module {}
  globalNetConnect gnd -type tielo -module {}

I already tryed to insert tiehi/tielo cells, but I cann't find any 
tiehi/tielo cells within my synthesis libraries.

How can I tell Encounter to connect 1'b0 to gnd and 1'b1 to vdd?

Thanks,

Andreas




 2 Posts in Topic:
Tie logic values to vdd/gnd within Encounter
Andreas <cad_group.20.  2008-04-02 17:13:40 
Re: Tie logic values to vdd/gnd within Encounter
Muzaffer Kal <kal@[EMA  2008-04-02 17:53:18 

Post A Reply:
  Go here to Signup

AddThis Feed Button


About - Advertising - Contact - Frequently Asked Questions - Privacy Policy - Terms of Use - Signup

Contact
tan12V112 Sat Jul 5 7:15:52 CDT 2008.